Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay defect testing of power drop effects in integrated circuits

Delay defect testing of power drop effects in integrated circuits

US Patent 8776006 · Granted Jul 8, 2014

Estimated economic value: $4,236,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for capture clock control to minimize toggling during testi2025
Power-sensitive scan-chain testing2024
Method and apparatus for timing-annotated scan-chain testing using parallel test2023
Method and apparatus for contemporary test time reduction for JTAG2023
Operating pulsed latches on a variable power supply2021
Dynamically power noise adaptive automatic test pattern generation2020
Logic built in self test circuitry for use in an integrated circuit with scan ch2020
Logic built in self test circuitry for use in an integrated circuit with scan ch2020
Logic built in self test circuitry for use in an integrated circuit with scan ch2020
Circuit structures to resolve random testability2020
Circuit structures to resolve random testability2020
Self-moderating bus arbitration architecture2019