Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating a MOS transistor with reduced channel length variation

Method for fabricating a MOS transistor with reduced channel length variation

US Patent 8748277 · Granted Jun 10, 2014

Estimated economic value: $3,190,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method, device and computer storage medium for data analysis2025
Dynamic calibration of confidence-accuracy mappings in entity matching models2025
Magnetic thin film laminated structure and micro-inductive device thereof2025
Flip-flop circuit and method2025
Display panel and display apparatus including photoelectric sensing structure an2025
Method and apparatus for determining storage load of application2025
Method and system for sentiment analysis of information2025
Integrated circuit structure and method for manufacturing the same2025
Communication method based on dual channels and RSSP-I, apparatus, electronic de2025
Liveness detection based on motion, face, and context cues2025
Entity linking and filtering using efficient search tree and machine learning re2025
IC logic device, layout, system, and method2025