Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of on-chip memory partitioning and secure access violation checking in a system-on-chip

Methods of on-chip memory partitioning and secure access violation checking in a system-on-chip

US Patent 8745724 · Granted Jun 3, 2014

Estimated economic value: $5,417,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electric power system2022
Methods for electric power2019
Systems, apparatus, and methods for electric power2019
Systems, apparatus, and methods of charging electric vehicles2017
Clock domain crossing serial interface2016
Systems and methods for distributing an aging burden among processor cores2016
Apparatus and method for providing hardware security2016
Electronics device capable of efficient communication between components with as2015
Clock domain crossing serial interface, direct latching, and response codes2015
Clock signal multiplication to reduce noise coupled onto a transmission communic2015
Method and system for securely programming OTP memory2014
Integrated circuit allowing to test a power management unit based on or more con2014