Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device and method for patterning vertical contacts and metal lines in a common etch process

Semiconductor device and method for patterning vertical contacts and metal lines in a common etch process

US Patent 8741770 · Granted Jun 3, 2014

Estimated economic value: $2,732,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process for colouring a thermoplastic polymer2025
Multi-layer integrated circuit routing tool2025
Polyether block amide-poly(meth)acrylate foams2024
Ferroelectric nonvolatile memory device and integration schemes2023
Method for forming transistor structures2023
3D integrated count2023
Non-volatile memory structure using semiconductor layer as floating gate and bul2023
Self-aligned contacts for walled nanosheet and forksheet field effect transistor2022
Self-aligned layer patterning2022
Self-aligned contacts for nanosheet field effect transistor devices2022
3D integrated circuit2022
Semiconductor circuit design and unit pin placement2022