Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for forming an integrated circuit using a standard cell library

Systems and methods for forming an integrated circuit using a standard cell library

US Patent 8739104 · Granted May 27, 2014

Estimated economic value: $4,443,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device comprising an electrowetting device2025
Adaptive clocking scheme2020
High-voltage tolerant level shifter using thin-oxide transistors and a middle-of2019
Thermal sensor placement for hotspot interpolation2019
Estimating timing slack with an endpoint criticality sensor circuit2018
Adaptive clocking scheme2018
Power-density-based clock cell spacing2017
Power distribution network (PDN) droop/overshoot mitigation in dynamic frequency2017
Dynamic clock and voltage scaling with low-latency switching2017
Adaptive voltage scaling using analytical models for interconnect delay2017
High-speed flip-flop with robust scan-in path hold time2017
High-speed flip-flop with robust scan-in path hold time2017