Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power, jitter and latency clocking with common reference clock signals for on-package input/output interfaces

Low power, jitter and latency clocking with common reference clock signals for on-package input/output interfaces

US Patent 8736328 · Granted May 27, 2014

Estimated economic value: $13,313,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated MEMS resonator and method2025
Frequency overshoot and voltage droop mitigation apparatus and method2025
Monitor circuitry for power management and transistor aging tracking2024
Intellectual property security locking apparatus and method2024
Low power apparatus and method to multiply frequency of a clock2024
Frequency overshoot and voltage droop mitigation apparatus and method2023
Methods and devices for dynamically avoiding radio frequency interference2023
Digitally coordinated dynamically adaptable clock and voltage supply apparatus a2022
Apparatus for autonomous security and functional safety of clock and voltages in2022
Clock glitch mitigation apparatus and method2022
Monitor circuitry for power management and transistor aging tracking2022
Removable interposer2022