Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit systems and methods using prime number interleave optimization for byte lane to time slice conversion

Circuit systems and methods using prime number interleave optimization for byte lane to time slice conversion

US Patent 8732358 · Granted May 20, 2014

Estimated economic value: $20,455,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

OpenFEC error marking2024
Audio sampling clock synchronization2024
Passive sub-audible room path learning with noise modeling2023
Precision time protocol using a coherent optical DSP frame2023
OpenFEC error marking2021
Protected transponded services integrated with control plane switched services2018
Scalable switch fabric using optical interconnects2018
Extensible time space switch systems and methods2017
ODUflex resizing systems and methods2017
NICAM decoder with output resampler2015
Extensible time space switch systems and methods for high capacity multi-service2014
Communication clock transport method and device2014