Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Standard cell placement technique for double patterning technology

Standard cell placement technique for double patterning technology

US Patent 8726215 · Granted May 13, 2014

Estimated economic value: $3,683,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Determining a density of through-silicon vias in integrated circuits2025
Automatic channel identification of high-bandwidth memory channels for auto-rout2024
Automatic channel identification of high-bandwidth memory channels for auto-rout2023
Methodology using Fin-FET transistors2021
Methodology using Fin-FET transistors2020
Automated repair method and system for double patterning conflicts2014
Two-chip co-design and co-optimization in three-dimensional integrated circuit n2013
Design-for-test-aware hierarchical design planning2011
Placement method for integrated circuit design using topo-clustering2005
Placement method for integrated circuit design using topo-clustering2002
System and method for concurrent placement of gates and associated wiring2002
Method for design optimization using logical and physical information2001