Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for integrating line-rate application recognition in a switch ASIC

System and method for integrating line-rate application recognition in a switch ASIC

US Patent 8724496 · Granted May 13, 2014

Estimated economic value: $3,310,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method, system and apparatus for an OpenFlow hybrid architecture network device2017
System and method for efficient matching of regular expression patterns across m2016
System and method for efficient matching of regular expression patterns across m2016
System and method for efficient matching of regular expression patterns across m2016
System and method for efficient matching of regular expression patterns across m2014
System and method for efficient matching of regular expression patterns across m2014
System and method for efficient matching of regular expression patterns across m2014
Methods and apparatus for performing authentication and decryption2013
Key management system and method2012
Data path security processing2011
Classification engine in a cryptography acceleration chip2011
Extended link monitoring channel for 10 Gb/s Ethernet2011