Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hysteresis-based latch design for improved soft error rate with low area/performance overhead

Hysteresis-based latch design for improved soft error rate with low area/performance overhead

US Patent 8723548 · Granted May 13, 2014

Estimated economic value: $3,310,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clocked miller latch design for improved soft error rate2019
Clocked miller latch design for improved soft error rate2019
Charge steering latch for low soft error rate2017
Charge steering latch for low soft error rate2017
Scalable serializer2015
Scalable serializer2015
Single stage and scalable serializer2013
Single stage and scalable serializer2013
Data retention flip flop for low power applications2011
Data retention flip flop for low power applications2011
Low leakage data retention flip flop2011
Low leakage data retention flip flop2011