Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a floating gate non-volatile MOS semiconductor memory device with improved capacitive coupling and device thus obtained

Method of making a floating gate non-volatile MOS semiconductor memory device with improved capacitive coupling and device thus obtained

US Patent 8722490 · Granted May 13, 2014

Estimated economic value: $11,176,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory failure prediction and mitigation2025
Formation for memory cells2025
Memory devices and methods of forming memory devices2025
Integrated assemblies and methods of forming integrated assemblies2025
Integrated assemblies and methods of forming integrated assemblies2025
Memory activation timing management2025
Differential storage in memory arrays2025
Integrated assemblies and methods of forming integrated assemblies2025
Memory cell biasing techniques during a read operation2025
Techniques to manufacture ferroelectric memory devices2025
Memory devices and methods of forming memory devices2024
Apparatuses, systems, and methods for configurable memory2024