Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compact and accurate wafer topography proximity effect modeling for full chip simulation

Compact and accurate wafer topography proximity effect modeling for full chip simulation

US Patent 8719736 · Granted May 6, 2014

Estimated economic value: $2,970,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Use of pyramid of ZlRc and ZlRd genes from Zizania latifolia in increasing polyp2025
Connecting terminal and a connecting assembly2025
High-strength prestressed composite ceramic and preparation method thereof2025
Implement descending stability control method and system and tractor2025
Hearing-aid set2025
Intraocular pressure sensor2025
Rocket apparatus and method for changing electrical environment in thunderstorm 2025
Method for analyzing signal irregularity of radiation in lightning leader2025
High-voltage permanent magnet frequency conversion all-in-one machine2024
Optomechanical gyroscope on planar platform2024
Compositions and related methods for modulating alkaloid production by controlli2024
Transformer and switch-mode power supply2024