Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single-wire serial interface with delay module for full clock rate data communication between master and slave devices

Single-wire serial interface with delay module for full clock rate data communication between master and slave devices

US Patent 8719613 · Granted May 6, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fault tolerant memory system1999
Fault tolerant memory system which utilizes data from a shadow memory device upo1997
Method and apparatus for fault tolerant fast writes through buffer dumping1996