Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods

Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods

US Patent 8704380 · Granted Apr 22, 2014

Estimated economic value: $11,465,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for imaging and cutting semiconductor wafers and other semic2022
Microfeature workpieces having alloyed conductive structures, and associated met2021
Microfeature workpieces having alloyed conductive structures, and associated met2020
Semiconductor constructions2018
Microfeature workpieces having alloyed conductive structures, and associated met2017
Methods and systems for imaging and cutting semiconductor wafers and other semic2017
Semiconductor constructions having through-substrate interconnects2017
Multi-component integrated circuit contacts2016
Interconnect structures for stacked dies, including penetrating structures for t2015
Semiconductor module system having encapsulated through wire interconnect (TWI)2015
Through wire interconnect (TWI) for semiconductor components having wire in via 2015
Semiconductor device having backside redistribution layers and method for fabric2015