Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Debug registers for halting processor cores after reset or power off

Debug registers for halting processor cores after reset or power off

US Patent 8694830 · Granted Apr 8, 2014

Estimated economic value: $54,530,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inter cluster snoop latency reduction2022
Inter cluster snoop latency reduction2021
Display screen or portion thereof with virtual character2021
Systems and methods for providing a back pressure free interconnect2021
Systems and methods for controlling data on a bus using latency2019
Maintaining ordering requirements while converting protocols in a communications2019
Systems and methods for maintaining specific ordering in bus traffic2019
Method for reduced power clock frequency monitoring2017
Serial wire debug bridge2017
Synchronizing transactions for a single master over multiple busses2016
Translating cache hints2016
Round robin arbiter handling slow transaction sources and preventing block2016