Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Frequency synchronization using clock recovery loop with adaptive packet filtering

Frequency synchronization using clock recovery loop with adaptive packet filtering

US Patent 8693608 · Granted Apr 8, 2014

Estimated economic value: $2,393,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Video-based measurement of round-trip latency from user input event to correspon2018
Scalable architecture for media mixing2017
Composite channel equalization of a wideband wireless communication system2017
Central office based virtual personal computer2016
Frequency synchronization with compensation of phase error accumulation responsi2016
System and method for dual speed passive optical networks2015
Method and apparatus of switched amplification having improved efficiency2014
Transparent clock adaptor for a network device2014
Method, apparatus and system for frequency synchronization between devices commu2012
Method, apparatus and system for frequency synchronization between devices commu2012
Frequency synchronization using first and second frequency error estimators2012
Frequency synchronization using first and second frequency error estimators2012