Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of stressing static random access memories for pass transistor defects

Method of stressing static random access memories for pass transistor defects

US Patent 8693271 · Granted Apr 8, 2014

Estimated economic value: $5,421,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and devices for determining logical to physical mapping on an integrated2016
Memory repair categorization tracking2016
Memory repair categorization tracking2016
Bitline leakage detection in memories2015
Repairing soft failures in memory cells in SRAM arrays2013
Method of screening static random access memories for pass transistor defects2013
Method of screening static random access memories for pass transistor defects2013
Method of screening static random access memories for pass transistor defects2013
Electrostatic discharge device and method2008
Method to identify or screen VMIN drift on memory cells during burn-in or operat2008
Electrostatic discharge device and method2002
Integrated circuit isolation2001