Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Use of silicide block process to camouflage a false transistor

Use of silicide block process to camouflage a false transistor

US Patent 8679908 · Granted Mar 25, 2014

Estimated economic value: $10,030,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Always-on FinFET with camouflaged punch stop implants for protecting integrated 2023
Always-on FinFET with camouflaged punch stop implants for protecting integrated 2023
Electrically isolated gate contact in FINFET technology for camouflaging integra2023
Electrically isolated gate contact in FINFET technology for camouflaging integra2023
Physically unclonable camouflage structure and methods for fabricating same2022
Physically unclonable camouflage structure and methods for fabricating same2022
Secure logic locking and configuration with camouflaged programmable micro netli2021
Secure logic locking and configuration with camouflaged programmable micro netli2021
Camouflaged FinFET and method for producing same2021
Camouflaged FinFET and method for producing same2021
Method and apparatus for camouflaging an integrated circuit using virtual camouf2020
Method and apparatus for camouflaging an integrated circuit using virtual camouf2020