Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method controlling deep power down mode in multi-port semiconductor memory

Method controlling deep power down mode in multi-port semiconductor memory

US Patent 8675440 · Granted Mar 18, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of forming a semiconductor device including an active region with variabl2024
Memory interface with selectable connections for input receiver circuits based o2023
High/low speed mode selection for output driver circuits of a memory interface2023
Semiconductor device including active region with variable atomic concentration 2020
Side mirror for vehicle2019
Operating method of input/output interface2018
Method and apparatus for detecting application2017
Input/output interface2017
Bit-line sense amplifier, semiconductor memory device and memory system includin2016
Memory device and method of refreshing in a memory device2016
Memory devices with selective error correction code2016
Semiconductor memory device performing a refresh operation, and memory system in2015