Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit design in optical shrink technology node

Integrated circuit design in optical shrink technology node

US Patent 8671367 · Granted Mar 11, 2014

Estimated economic value: $5,723,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Package structure, semiconductor device and manufacturing method thereof2025
Semiconductor packages and methods of manufacturing thereof2025
Integrated circuit having hybrid sheet structure2025
Method and system for determining equivalence of design rule manual data and des2025
Semiconductor structure including boundary header cell and method for manufactur2025
Flip-flop circuit and method2025
Integrated circuit and method of forming the same2025
Structure and method of rectangular cell in semiconductor device2025
Data retention circuit and method2025
Diagonal torus network2025
Integrated circuit device and method2025
Integrated circuit structure and method for manufacturing the same2025