Home› Two-wire interface in which a master component monitors the data line during the preamble generation phase for synchronization with one or more slave components
Two-wire interface in which a master component monitors the data line during the preamble generation phase for synchronization with one or more slave components