Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flash memory cell on SeOI having a second control gate buried under the insulating layer

Flash memory cell on SeOI having a second control gate buried under the insulating layer

US Patent 8664712 · Granted Mar 4, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Look-up table architecture2018
Look-up table2017
Memory device with dynamically operated reference circuits2017
Pseudo-inverter circuit with multiple independent gate transistors2016
Pseudo-inverter circuit with multiple independent gate transistors2016
Device having a contact between semiconductor regions through a buried insulatin2016
Device having a contact between semiconductor regions through a buried insulatin2016
Tristate gate2016
Circuit and method for sensing a difference in voltage on a pair of dual signal 2016
Sense amplifier with dual gate precharge and decode transistors2016
Eprom cell2016
Charge pump circuit comprising multiple—gate transistors and method of operating2015