Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimization of a manufacturing process of an integrated circuit layout

Optimization of a manufacturing process of an integrated circuit layout

US Patent 8661370 · Granted Feb 25, 2014

Estimated economic value: $6,334,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interpretation of whole-slide images in digital pathology2023
Biomarker quantification in a tissue sample2022
Extracting structured information from a document containing filled form images2022
Extracting structured information from a document containing filled form images2021
Extraction of information and smart annotation of relevant information within co2021
Extraction of information and smart annotation of relevant information within co2021
Extracting structured information from a document containing filled form images2021
Data structure generation for tabular information in scanned images2021
Method and system for extracting information from an image of a filled form docu2020
Extracting structured information from a document containing filled form images2020
Tissue staining quality determination2020
Automatic data extraction from a digital image2020