Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for reducing latency in a solid-state memory system while maintaining data integrity

US Patent 8661218 · Granted Feb 25, 2014

Assignee

Inventors

View full patent text on Google Patents →