Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › RAM based implementation for scalable, reliable high speed event counters

RAM based implementation for scalable, reliable high speed event counters

US Patent 8660234 · Granted Feb 25, 2014

Estimated economic value: $6,334,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating globally coherent timestamps2025
Ensuring globally consistent transactions2025
Pseudo lock-step execution across CPU cores2025
Fault state recovery using predefined configurations2024
High-throughput algorithm for multiversion concurrency control with globally syn2024
Generating globally coherent timestamps2024
Shared memory access in a distributed system2024
Ensuring globally consistent transactions2023
Select decompression headers and symbol start indicators used in writing decompr2023
Timed memory access2023
Fault state transitions in an autonomous vehicle2023
High-throughput algorithm for multiversion concurrency control with globally syn2023