Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Simultaneous data transfer and error control to reduce latency and improve throughput to a host

Simultaneous data transfer and error control to reduce latency and improve throughput to a host

US Patent 8656251 · Granted Feb 18, 2014

Estimated economic value: $84,256,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Media processing method and device2020
Data centric display communications2019
Power saving feature for storage subsystems2018
Overriding latency tolerance reporting values in components of computer systems2018
Robust mechanism for adaptive power conservation in solid-state devices2018
Dynamic IO operation timeout assignment for a solid state drive2017
Clock control for DMA busses2017
Methods and apparatuses for dynamic power control2017
Speculative prefetching of data stored in flash memory2017
Solid state drive with self-refresh power saving mode2017
Thermal mitigation using selective I/O throttling2016
Including performance-related hints in requests to composite memory2016