Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Verifying and detecting boundary scan cells to input/output mapping

Verifying and detecting boundary scan cells to input/output mapping

US Patent 8656235 · Granted Feb 18, 2014

Estimated economic value: $4,910,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Logical clock connection in an integrated circuit design2025
Automating addition of power supply rails, fences, and level translators to a mo2024
Clock mapping in an integrated circuit design2023
Thermal capacity optimization for maximized single core performance2021
Automatic detection of clock grid misalignments and automatic realignment2020
Automatic detection of clock grid misalignments and automatic realignment2020
Automatic detection of clock grid misalignments and automatic realignment2020
Simultaneous scan chain initialization with disparate latches2020
Simultaneous scan chain initialization with disparate latches2020
In place creation of objects2019
Simultaneous scan chain initialization with disparate latches2019
On-chip sequence profiler2018