Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Memory bus architecture for concurrently supporting volatile and non-volatile memory modules

US Patent 8656072 · Granted Feb 18, 2014

Estimated economic value: $11,475,000

Assignee

Inventors

View full patent text on Google Patents →