Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Phase-locked loop (PLL) fail-over circuit technique and method to mitigate effects of single-event transients

US Patent 8633749 · Granted Jan 21, 2014

Assignee

Inventors

View full patent text on Google Patents →