Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing enhanced clock tree distributions to decouple across N-level hierarchical entities

Implementing enhanced clock tree distributions to decouple across N-level hierarchical entities

US Patent 8631378 · Granted Jan 14, 2014

Estimated economic value: $7,408,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Portable user interface for test instrumentation2017
Facilitating the design of a clock grid in an integrated circuit2014
Implementing enhanced clock tree distributions to decouple across N-level hierar2013
Implementing enhanced clock tree distributions to decouple across N-level hierar2013
Method to quickly estimate inductance for timing models2010
Forming statistical model of independently variable parameters for timing analys2010
ASIC clock floor planning method and structure2008
ASIC clock floor planning method and structure2008
Overlapping shape design rule error prevention2007
Programmable delay method for hierarchical signal balancing2006
Signal balancing between voltage domains2006
Method and apparatus for routing low-skew clock networks2001