Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing spurious for a clock distribution system

Method for reducing spurious for a clock distribution system

US Patent 8618841 · Granted Dec 31, 2013

Estimated economic value: $9,617,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for controlling local oscillator feed-through2016
Fast turn on system for a synthesized source signal2015
Fractional phase locked loop having an exact output frequency and phase and meth2014
Fractional-N frequency synthesizer having reduced fractional switching noise2013
Integrated ramp, sweep fractional frequency synthesizer on an integrated circuit2011
Systems and methods for controlling local oscillator feed-through2011
Inverted super regenerative receiver2003
Frequency/Phase comparison circuit with gated reference and signal inputs2003
Delta-sigma based dual-port modulation scheme and calibration techniques for sim2003
One bit digital quadrature vector modulator2002
Amplifier for continuous high gain, narrowband signal amplification2000