Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Shallow source and drain architecture in an active region of a semiconductor device having a pronounced surface topography by tilted implantation

Shallow source and drain architecture in an active region of a semiconductor device having a pronounced surface topography by tilted implantation

US Patent 8614134 · Granted Dec 24, 2013

Estimated economic value: $5,340,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Structures for a field-effect transistor that include a spacer structure2025
Electronic device and charge pump circuit2024
Circuit arrangement for controlling a plurality of electrical loads2024
Lateral transistor with self-aligned body implant2024
Transistor with phase transition material region between channel region and each2022
FDSOI channel control by implanted high-k buried oxide2020
Transistor element with reduced lateral electrical field2020
Method of forming a semiconductor device structure and semiconductor device stru2020
Semiconductor structure including a plurality of pairs of nonvolatile memory cel2020
MEMS capacitive pressure sensors in fully depleted semiconductor on insulator (F2019
Three-dimensional transistor with improved channel mobility2019
Heat dissipative element for polysilicon resistor bank2019