Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for managing a NAND flash memory by paging segments of a logical to physical address map to a non-volatile memory

Method and system for managing a NAND flash memory by paging segments of a logical to physical address map to a non-volatile memory

US Patent 8612666 · Granted Dec 17, 2013

Estimated economic value: $16,866,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast self-refresh exit power state2025
Techniques to reduce memory power consumption during a system idle state2025
Techniques to configure a solid state drive to operate in a storage mode or a me2021
Dynamically changing between latency-focused read operation and bandwidth-focuse2021
NVDIMM emulation using a host memory buffer2021
Fast page fault handling process implemented on persistent memory2021
Error reporting and handling using a common error handler2020
Dynamic adaptive clocking for non-common-clock interfaces2020
Memory latency management2020
Technologies for protecting data in an asymmetric storage volume2020
Refresh logic to refresh only memory cells having a first value2019
In-system provisioning of firmware for a hardware platform2019