Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for erasing charge-trap flash memory

Systems and methods for erasing charge-trap flash memory

US Patent 8611158 · Granted Dec 17, 2013

Estimated economic value: $5,079,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for reading unknown data from non-volatile memory2025
Method for controlling program verify operations of a non-volatile memory and a 2020
NAND flash memory comprising a current sensing page buffer preventing voltage fr2019
NAND flash memory comprising a current sensing page buffer preventing voltage fr2019
NAND flash memory comprising current sensing page buffer2017
Cognitive map-based decision simulation for training (CMDST)2016
Switch and semiconductor device including the switch2016
Semiconductor device, data programming device, and method for improving the reco2015
Semiconductor device, data programming device, and method for improving the reco2015
Method of programming selection transistors for NAND flash memory2015
Switch and semiconductor device including the switch2014
Voltage regulator for biasing a NAND memory device2014