Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of building compensated isolated P-well devices

Method of building compensated isolated P-well devices

US Patent 8609483 · Granted Dec 17, 2013

Estimated economic value: $14,378,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Diffusion resistor with reduced voltage coefficient of resistance and increased 2018
Transistor with quantum point contact2018
Methods and apparatus for artificial exciton in CMOS processes2018
MOS transistor structure and method of forming the structure with vertically and2018
Integrated circuit with dual stress liner boundary2018
Optimized layout for relaxed and strained liner in single stress liner technolog2017
Methods and apparatus for quantum point contacts in CMOS processes2017
MOS transistor structure and method of forming the structure with vertically and2017
Low temperature coefficient resistor in CMOS flow2017
Low temperature coefficient resistor in CMOS flow2017
Integrated circuit with dual stress liner boundary2017
Poly resistor for metal gate integrated circuits2016