Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Rasterization tile coalescer and reorder buffer

Rasterization tile coalescer and reorder buffer

US Patent 8605102 · Granted Dec 10, 2013

Estimated economic value: $3,375,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing a programmable cache control mapping table in a system level cache2025
Techniques for configuring a processor to function as multiple, separate process2025
Managing a system level cache2025
High bandwidth extended memory in a parallel processing system2025
Techniques for configuring a processor to function as multiple, separate process2024
Techniques for configuring a processor to function as multiple, separate process2023
Techniques for reconfiguring partitions in a parallel processing system2023
Techniques for configuring a processor to function as multiple, separate process2022
Storing secure state information in translation lookaside buffer cache lines2019
Organizing memory to optimize memory accesses of compressed data2019
Efficient memory virtualization in multi-threaded processing units2019
Efficient memory virtualization in multi-threaded processing units2019