Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Intergrated circuit having latch circuits and using delay to fetch data bits in synchronization with clock signals

Intergrated circuit having latch circuits and using delay to fetch data bits in synchronization with clock signals

US Patent 8601427 · Granted Dec 3, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display panel2018
Display panel2015
Integrated circuit having latch circuits and using delay circuits to fetch data 2014
LCD driving circuit with ESD protection2014
Semiconductor integrated circuit which generates different voltages based on an 2009
Semiconductor memory device2005
Semiconductor storage device2003
Semiconductor memory that enables dimensional adjustment by using a fuse2002
Semiconductor integrated circuit2001
Semiconductor integrated circuit having tri-state logic gate circuit2000