Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Planning for hardware-accelerated functional verification

Planning for hardware-accelerated functional verification

US Patent 8601415 · Granted Dec 3, 2013

Estimated economic value: $7,507,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-dimensional computing and communication resource allocation using bin-pack2016
Multi-dimensional computing and communication resource allocation using bin-pack2016
Multi-way number partitioning using weakest link optimality2016
Multi-way number partitioning using weakest link optimality2016
Multi-dimensional physical arrangement techniques using bin-packing with per-bra2015
Multi-dimensional physical arrangement techniques using bin-packing with per-bra2014
Partitioning for hardware-accelerated functional verification2013
Partitioning and scheduling uniform operator logic trees for hardware accelerato2013
Buffer-aware routing in integrated circuit design2013
Partitioning for hardware-accelerated functional verification2012
Automated planning in physical synthesis2012
Method for bounded transactional timing analysis2012