Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Full chip wear leveling in memory device

Full chip wear leveling in memory device

US Patent 8601202 · Granted Dec 3, 2013

Estimated economic value: $5,919,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Autonomous memory architecture2023
Error correction code (ECC) operations in memory2022
Error correction code event detection2021
Error correction code (ECC) operations in memory2021
Apparatus and methods for a distributed memory system including memory nodes2020
Memory device for a hierarchical memory architecture2020
Error correction code event detection2019
Error detection or correction of a portion of a codeword in a memory device2019
Error correction code (ECC) operations in memory2019
Error control in memory storage systems2018
Transactional memory2018
Error correction code event detection2018