{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and apparatus for analyzing a design of an integrated circuit using fault costs", "item": "https://www.patentleaderboard.com/patent/8572528"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for analyzing a design of an integrated circuit using fault costs

Method and apparatus for analyzing a design of an integrated circuit using fault costs

US Patent 8572528 · Granted Oct 29, 2013

Estimated economic value: $10,036,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for platform cyber vulnerability evaluation2025
Application and product realization of darpa lads capabilities to legacy avionic2021
Architecture to mitigate configuration memory imprinting in programmable logic2020
System architecture to mitigate memory imprinting2020
Hydraulic method for fused deposition modeling2020
Fault-tolerant embedded root of trust using lockstep processor cores on an FPGA2020
Recirculating linear feed mechanism2020
Channel encoding and decoding method and apparatus2004
Vectored demodulation and frequency estimation apparatus and method2001
Adjustable subdividable multi-compartment refuse container1992