Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for architecture of a fast programmable transport demultiplexer using double buffered approach

Method and system for architecture of a fast programmable transport demultiplexer using double buffered approach

US Patent 8571053 · Granted Oct 29, 2013

Estimated economic value: $3,383,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Security monitoring with attack detection in an audio/video processing device2021
Protecting critical data structures in an embedded hypervisor system2019
Method and system for version control in a reprogrammable security system2017
Method and system for architecture of a fast programmable transport demultiplexe2017
Multi-security-CPU system2016
Method and system for preventing revocation denial of service attacks2016
Method and system for securing communication on a home gateway in an IP content 2016
Unified video delivery system for supporting IP video streaming service2016
Protecting secure software in a multi-security-CPU system2015
Security central processing unit monitoring of on-chip conditions2015
Data and key separation using a secure central processing unit2015
Security central processing unit management of a transcoder pipeline2015