Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High memory density, high input/output bandwidth logic-memory structure and architecture

High memory density, high input/output bandwidth logic-memory structure and architecture

US Patent 8569874 · Granted Oct 29, 2013

Estimated economic value: $6,299,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional silicon-based comb probe with optimized biocompatible dimensio2024
Fluidic cavities for on-chip layering and sealing of separation arrays2024
Nanostructure featuring nano-topography with optimized electrical and biochemica2024
Optical sensor system for quantitative colorimetric liquid analysis2023
Method and apparatus of processor wafer bonding for wafer-scale integrated super2023
Fluidic cavities for on-chip layering and sealing of separation arrays2023
Nanostructure featuring nano-topography with optimized electrical and biochemica2023
Cognitive optogenetics probe and analysis2022
Three-dimensional silicon-based comb probe2022
Neuro-chemical sensor with inhibition of fouling on nano-electrode2022
Wafer scale supercomputer2022
Wafer scale supercomputer2022