Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error-correcting encoding method with total parity bits, and method for detecting multiple errors

Error-correcting encoding method with total parity bits, and method for detecting multiple errors

US Patent 8566679 · Granted Oct 22, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and device for correcting errors in resistive memories2024
Write method for differential resistive memories2024
Electroforming process using an inversion-invariant linear ECC, and associated d2024
Electroforming process using an inversion-invariant linear ECC, and associated d2024
Method for selectively inverting words to be written to a memory and device for 2022
Method for selectively inverting words to be written to a memory and device for 2022
Device and method for controlling the data refresh cycles in reprogrammable non-2021
Device and method for controlling refresh cycles of non-volatile memories2020
Method for generating a maximized linear correcting code, method and device for 2016
Method for generating a maximized linear correcting code, method and device for 2016
Device for correcting two errors with a code of hamming distance three or four2016
Device for correcting two errors with a code of hamming distance three or four2016