Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Lane crossing instruction selecting operand data bits conveyed from register via direct path and lane crossing path for execution

Lane crossing instruction selecting operand data bits conveyed from register via direct path and lane crossing path for execution

US Patent 8560811 · Granted Oct 15, 2013

Estimated economic value: $4,085,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pseudo out-of-order store commit2025
Systems and methods for tracking data cache miss requests with data cache tags2024
Lock address contention predictor2024
Masked multi-lane instruction memory fault handling using fast and slow executio2023
Multi-modal gather operation2023
System and method for load fusion2023
Techniques for handling cache coherency traffic for contended semaphores2023
Techniques for handling cache coherency traffic for contended semaphores2022
System and method for a lightweight fencing operation2021
Techniques for performing store-to-load forwarding2021
Configurable skewed associativity in a translation lookaside buffer2021
System and method for load and store queue allocations at address generation tim2021