Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for managing erase operations in a non-volatile memory

System and method for managing erase operations in a non-volatile memory

US Patent 8553468 · Granted Oct 8, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Feature based read threshold estimation in NAND flash memory2025
System and method for determining optimal program parameters in non-volatile mem2025
Method and system for error correction in memory devices using irregular error c2025
Tracking and updating read command voltage thresholds in solid-state drives2025
Hard decoding methods in data storage devices2025
Efficient hard decoding of error correction code via extrinsic bit information2025
Soft error detection and correction for data storage devices2025
Bit error rate estimation and classification in NAND flash memory2024
Deep neural network implementation for concatenated codes2024
Efficient soft decoding of error correction code via extrinsic bit information2024
Efficient decoding schemes for error correcting codes for memory devices2024
Dynamic interference compensation for soft decoding in non-volatile memory stora2024