Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method of clocking low sample rate analog to digital converters while minimizing linearity errors

System and method of clocking low sample rate analog to digital converters while minimizing linearity errors

US Patent 8552900 · Granted Oct 8, 2013

Estimated economic value: $10,040,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Differential converter with offset cancelation2023
Differential converter with offset cancelation2021
Time-interleaved current feedback droop function for multiphase buck converters2019
Integrated power supply scheme for powering memory card host interface2019
Time-interleaved current feedback droop function for multiphase buck converters2017
Shared-PLL audio clock recovery in multimedia interfaces2015
Analog to digital converter with leakage current correction circuit2013
Analog to digital converter with leakage current correction circuit2013
AC clamp circuit for video applications2011
AC clamp circuit for video applications2011
Frequency/delay synthesizer architecture2010
Systems and methods for providing anti-aliasing in a sample-and-hold circuit2008