Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for fabricating a damascene self-aligned ferroelectric random access memory (F-RAM) device structure employing reduced processing steps

US Patent 8552515 · Granted Oct 8, 2013

Estimated economic value: $3,751,000

Assignee

Inventors

View full patent text on Google Patents →