Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for reducing latency associated with timestamps in a multi-core, multi-threaded processor

System and method for reducing latency associated with timestamps in a multi-core, multi-threaded processor

US Patent 8549341 · Granted Oct 1, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic reconfiguration of a multi-core processor to a unified core2025
Methods and apparatus for adaptive power profiling in a baseband processing syst2025
Methods and apparatus for adaptive power profiling in a baseband processing syst2023
Methods and apparatus for adaptive power profiling in a baseband processing syst2021
Methods and apparatus for simultaneous multiprotocol processing of different rad2021
Programmable hardware scheduler for digital processing systems2021
Method and apparatus for efficient and flexible direct memory access2021
Re-ordering buffer for a digital multi-processor system with configurable, scala2020
Method and apparatus for load balancing of jobs scheduled for processing2020
Method and apparatus for job pre-scheduling by distributed job manager in a digi2020
Methods and apparatus for a unified baseband architecture2019
Method and apparatus for port access management at a distributed job manager in 2019