Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating super-junction power device with reduced miller capacitance

Method for fabricating super-junction power device with reduced miller capacitance

US Patent 8541278 · Granted Sep 24, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

External magnetic field detection for MRAM device2025
Low power adder tree structure2025
MRAM reference current2025
Micro light-emitting diode2025
Micro light emitting device display apparatus2025
Memory sense amplifier trimming2025
Method and apparatus for defect-tolerant memory-based artificial neural network2025
Memory cell and method of operating the same2025
Memory device having bitline segmented into bitline segments and related method 2024
Computing-in-memory architecture2024
One time programmable (OTP) magnetoresistive random-access memory (MRAM)2024
Low-dropout voltage regulator circuit2024