Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit for compression mode scan test

Integrated circuit for compression mode scan test

US Patent 8539293 · Granted Sep 17, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit including filler cell2020
Layout design system and semiconductor device fabricated using the same2020
Multi-CPU system and computing system having the same2017
Scan flip-flop circuits and scan test circuits including the same2016
Footer-less NP domino logic circuit and related apparatus2015
Adaptive body bias circuit and semiconductor integrated circuit including the sa2015
Semiconductor integrated circuit and method of operating the same2015
Multi-CPU system and computing system having the same2015
Pseudo-static domino logic circuit and apparatuses including same2014
Semiconductor device2014
Semiconductor device2014
Semiconductor IC including pulse generation logic circuit2014